




U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT		Docket Number: 02885/76	
Application Number 10/757,900	Filing Date January 14, 2004	Examiner Cynthia H. Britt	Art Unit 2138
Invention Title METHOD AND SYSTEM FOR ALTERNATING BETWEEN PROGRAMS FOR EXECUTION BY CALLS OF AN INTEGRATED CIRCUIT		Inventor Martin VORBACH et al.	

Address to:
Mail Stop Amendment
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Mail Stop Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450 on

Date: 7 Nov 2004

Signature: 
Michelle Carniaux Rg No 36098

SIR:

Pursuant to 37 CFR § 1.56, the attention of the Patent and Trademark Office is hereby directed to the reference(s) listed on the attached PTO-1449. Unless otherwise indicated herein, one copy of each reference is attached. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom. The filing of this Information Disclosure Statement and the enclosed PTO Form No. 1449, shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b). The paragraphs marked below are applicable. It is believed that no fees other than those indicated below are due, but authorization is hereby given to charge any additional fees due, or to credit any overpayment, to **Kenyon & Kenyon LLP, deposit account 11-0600**.

1. This Information Disclosure Statement is being filed (a) within three months of the filing date of a national application other than a continued prosecution application under 37 C.F.R. §1.53(d), (b) within three months of the date of entry of the national stage as set forth in 37 C.F.R. § 1.491 in an international application, (c) before the mailing date of a first Office Action on the merits in the present application, OR (d) before the mailing of a first office action after filing of a request for continued examination. No certification or fee is required.

2. English-language Abstract of the non-English language reference is attached hereto.

3. Since this application was filed after June 30, 2003, copies of U.S. references are not included.

Respectfully submitted,



Dated: 7 Nov 2006

By: Michelle M. Carniaux (Reg. No. 36,098)
KENYON & KENYON LLP
One Broadway
New York, N.Y. 10004
(212) 425-7200 (telephone)
(212) 425-5288 (facsimile)

CUSTOMER NUMBER

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT
P.T.O. FORM 1449**


Atty. Docket No.
02885/76

Serial No.
10/757,900

Applicant(s)
Vorbach et al.

Filing Date
01/14/2004

Group Art Unit
2185



U. S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUB CLASS	FILING DATE
	4,498,134	February 5, 1985	Etchells et al.			
	5,072,178	December 10, 1991	Matsumoto			
	5,410,723	April 25, 1995	Schmidt et al.			
	5,600,845	February 4, 1997	Gilson			
	5,887,165	March 23, 1999	Martel et al.			
	5,936,424	April 10, 1999	Young et al.			
	5,933,642	August 3, 1999	Baxter et al.			
	5,978,260	November 2, 1999	Trimberger et al.			
	5,065,308	November 12, 1999	Evans			
	6,020,758	February 1, 2000	Patel et al.			
	6,023,564	February 8, 2000	Trimberger			
	6,058,469	May 2, 2000	Baxter			
	6,086,628	July 11, 2000	Dave et al.			
	6,092,174	July 18, 2000	Roussakov			
	6,150,837	November 21, 2000	Beal et al.			
	6,150,839	November 21, 2000	New et al.			
	6,173,434	January 9, 2001	Wirthlin et al.			
	6,219,833	April 17, 2001	Solomon et al.			
	6,230,307	May 8, 2001	Davis et al.			
	6,240,502	May 29, 2001	Panwar et al.			
	6,321,373	November 20, 2001	Ekanadham et al.			
	6,496,971	December 17, 2002	Lesea et al.			
	6,587,939	July 1, 2003	Takano			
	6,704,816	March 9, 2004	Burke			
	6,717,436	April 6, 2004	Kress et al.			
	6,728,871	April 27, 2004	Vorbach et al.			
	2001/0010074	July 26, 2001	Nishihara et al.			
	2002/0045952	April 18, 2002	Blemel			
	2003/0055861	March 20, 2003	Lai et al.			
	2004/0168099	August 26, 2004	Vorbach et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION	
						YES	NO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT
PTO FORM 1449**

Atty. Docket No.
02885/76

Serial No.
10/757,900

Applicant(s)
Vorbach et al.

Filing Date
01/14/2004

Group Art Unit
2185

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION	
						YES	NO
	0 208 457	June 24, 1986	EPO				
	0 463 721	January 2, 1992	EPO				
	0 485 690	May 20, 1992	EPO				
	0 497 029	August 5, 1992	EPO				
	**0 726 532	August 14, 1996	EPO				
	38 55 673	November 20, 1996	Germany			Abstract	
	1 102 674	July 13, 1999	EPO				
	199 26 538	December 14, 2000	Germany				
	8-44581	February 16, 1996	Japan			Abstract+	
	7-154242	June 16, 1995	Japan			Abstract+	
	58-58672	April 7, 1983	Japan			Abstract+	
	2-226423	September 10, 1990	Japan			Abstract+	
	5-276007	October 22, 1993	Japan			Abstract+	
	8-250685	September 27, 1996	Japan			Abstract+	
	2-130023	May 18, 1990	Japan			Abstract+	
	1 146 432	October 17, 2001	EPO				
	WO94/06077	March 17, 1994	WIPO			Abstract	
	WO99/00731	January 7, 1999	WIPO				
	WO99/00739	January 7, 1999	WIPO				
	WO99/40522	August 12, 1999	WIPO				
	WO00/38087	June 29, 2000	WIPO				
	WO 01/55917	August 2, 2001	WIPO				
	WO 99/12111	March 11, 1999	WIPO				

+ = Abstract plus patent family equivalents

**= cited in earlier IDS, but re-cited herein to correct inadvertent errors in earlier citation

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Alippi, et al., "Determining the Optimum Extended Instruction Set Architecture for Application Specific Reconfigurable VLIW CPUs, IEEE., 2001, pp. 50-56
	Athanas, "A Functional Reconfigurable Architecture and Compiler for Adoptive Computing," , IEEE, pages 49-55.
	Baumgarte, V., et al., PACT XPP "A Self-reconfigurable Data Processing Architecture," PACT Info. GMBH, Munchen Germany, 2001, 7 pages.
	Beck et al., "From control flow to dataflow," Department of Computer Science, Cornell Univ., Ithaca, NY (October 1989), pp. 1-25.
	Becker, J. et al., "Parallelization in Co-compilation for Configurable Accelerators - a Host/accelerator Partitioning Compilation Method," proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, February 10-13, 1998, 11 pages.
	Callahan, et al. "The Garp Architerchture and C Copiler," Computer, April 2000, pages 62-69.
	**Cardoso, J.M.P., "Compilation of Java™ Algorithms onto Reconfigurable Computing Systems with Exploitation of Operation-Level Parallelism," Ph.D. Thesis, Universidade Tecnica de Lisboa (UTL), Lisbon, Portugal October 2000 (Table of Contents and English Abstract only).
	Diniz, et al., "Automatic Synthesis of Data Storage and Control Structures for FPGA-based Computing Engines", 2000, IEEE, pages 91-100
	Dutt, et al., "If Software is King for Systems-on-Silicon, What's New in Compiler?, IEEE., 1997, pp. 322-325
	Fineberg, et al., "Experimental Analysis of a Mixed-Mode Parallel Architecture Using Bitonic Sequence Sorting", Vol. 11. No. 3, March 1991, pages 239-251

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT
PTO FORM 1449**

Atty. Docket No.
02885/76

Serial No.
10/757,900

Applicant(s)
Vorbach et al.

Filing Date
01/14/2004

Group Art Unit
2185

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
i	Fornaciari, et al., System-level power evaluation metrics, 1997 Proceedings of the 2nd Annual IEEE International Conference on Innovative Systems in Silicon, New York, NY, October 1997, pp. 323-330.
	Gokhale, et al., "Automatic Allocation of Arrays to Memories in FPGA processors with Multiple Memory Banks", Field-Programmable Custom Computing Machines, 1999, IEEE, pages 63-67
	**Hammes, Jeff et al., "Cameron: High Level Language Compilation for Reconfigurable Systems," Department of Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, October 12-16, 1999, 9 pages.
	Hauser, J.R. et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pages 24-33.
	Hedge, "3D WASP Devices for On-line Signal and Data Processing, 1994, International Conference on Wafer Scale Integration, pages 11-21
	Iseli, et al. "A C++ Compiler for FPGA Custom Execution Units Synthesis," IEEE. 1995, pp. 173-179
	Jacob, et al., "Memory Interfacing and Instruction Specification for Reconfigurable Processors", ACM 1999, pages 145-154
	John, et al., "A Dynamically Reconfigurable Interconnect for Array Processors", Vol. 6, No. 1, March 1998, IEEE, pages 150-157
	Ling, "WASMII: An MPLD with Data-Driven Control on a Virtual Hardware," Journal of Supercomputing, Kluwer Academic Publishers, Dordrecht, Netherlands, 1995, pp.253-276.
	**Myers, G. "Advances in Computer Architecture," Wiley-Interscience Publication, 2nd ed., John Wiley & Sons, Inc. , 1978, pp. 463-494.
	**Mirsky, E., et al, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, 1996, pp. 157-166.
	Piotrowski, "IEC-BUS, Die Funktionsweise des IEC-Bus und seine Anwendung in Geraten und Systemen", 1987, Franzis-Verlag GmbH, Munchen, pp. 20-25
	Schmit, et al., Hidden Markov Modeling and Fuzzy Controllers in FPGAs, FPGAs for Custom Computing Machines, 1995; Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, pp. 214-221.
	Shirazi, et al., "Quantitative analysis of floating point arithmetic on FPGA based custom computing machines," IEEE Symposium on FPGAs for Custom Computing Machines, IEEE Computer Society Press, April 19-21, 1995, pp. 155-162.
	Siemers, "Rechenfabrik Ansaezte Fuer Extrem Parallele Prozessoren", Verlag Heinze Heise GmbH., Hannover, DE No. 15, July 16, 2001, pages 170-179
	Simunic, et al., Source Code Optimization and Profiling of Energy Consumption in Embedded Systems, Proceedings of the 13th International Symposium on System Synthesis, September 2000, pp. 193-198.
	The XPP White Paper, Release 2.1, PACT – A Technical Perspective, March 27, 2002, pages 1-27.
	Villasensor, et al., "Express Letters Video Communications Using Rapidly Reconfigurable Hardware," IEEE Transactions on Circuits and Systems for Video Technology, IEEE, Inc. NY, December 1995, pp. 565-567.
	**Wada et al., "A Performance Evaluation of Tree-based Coherent Distributed Shared Memory" Proceedings of the Pacific RIM Conference on Communications, Comput and Signal Processing, Victoria, May 19-21 1993, pp. 390-393.
	Weinhardt, Markus et al., "Pipeline Vectorization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 2, February 2001, pp. 234-248.
	Weinhardt, et al., "Pipeline Vectorization for Reconfigurable Systems", 1999, IEEE, pages 52-60
	**XLINX, "Logic Cell Array Families: XC4000, XC4000A and XC4000H," product description, pp. 2-7, 2-9, 2-14, 2-15, 8-16, and 9-14.
	Ye, et al., "A Compiler for a Processor With A Reconfigurable Functional Unit," FPGA 2000 ACM/SIGNA International Symposium on Field Programmable Gate Arrays, Monterey, CA Feb. 9-11, 2000, pp. 95-100.
	Zhang, et al., Architectural Evaluation of Flexible Digital Signal Processing for Wireless Receivers, Signals, Systems and Computers, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd. 1, 29 October 2000, pp. 78-83.
EXAMINER	DATE CONSIDERED
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	